small form factor copyright ? 2011 by silicon laboratories 1.10.2011 uart 16 kb flash 256 byte sram por sfr bus 8 0 5 1 c o r e reset rst/c2ck external oscillator circuit debug hw brown- out analog/digital power p 0 d r v 1 kb sram xtal1 xtal2 p0.0/vref p0.1 p0.2/xtal1 p0.3/xtal2 p0.4/tx p0.5/rx p0.6/cnvst p0.7 spi vdd gnd c r o s s b a r p 1 d r v p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 p1.7 port 0 latch smbus timer 0,1,2,3 / rtc port 1 latch 2% internal oscillator system clock p 2 d r v p 3 d r v p2.0 p2.1 p2.2 p2.3 p2.4 p2.5 p2.6 p2.7 p3.0/c2d 10-bit 200 ksps adc a m u x ain0-ain16 vref vdd cp1 + - temp cp0 + - c2d port 2 latch port 3 latch pca/ wdt vdd/vref c8051f311 25 mips, 16 kb flash, 10-bit adc, 28-pin mi xed-signal mcu analog peripherals 10-bit adc - 1 lsb inl; no missing codes - programmable throughput up to 200 ksps - up to 17 external inputs; programmable as single-ended or differential - data-dependent windowed interrupt generator - built-in temperature sensor (3 c) two comparators - programmable hysteresis and response time - configurable to generate interrupts or reset - low current (0.4 a) por/brown-out detector on-chip debug - on-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required) - provides breakpoints, single stepping - inspect/modify memory and registers - superior performance to emulation systems using ice-chips, target pods, and sockets supply voltage: 2.7 to 3.6 v - typical operating current: 7 ma at 25 mhz ? 15 a at 32 khz - typical stop mode current: <0.1 a temperature range: ?40 to +85 c high-speed 8051 c core - pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks - up to 25 mips throughput with 25 mhz system clock - expanded interrupt handler memory - 1280 bytes internal data ram (256 + 1 k) - 16 kb flash; in-system programmable in 512-byte sectors (512 bytes are reserved) digital peripherals - 25 port i/o; all are 5 v tolerant - hardware smbus? (i2c? compatible), spi?, and uart serial ports available concurrently - programmable 16-bit counter/timer array with five capture/compare modules, wdt - 4 general-purpose 16-bit counter/timers - realtime clock mode using timer or pca clock sources - internal oscillator: 24.5 mhz, 2% accuracy supports uart operation - external oscillator: crystal, rc, c, or clock (1 or 2 pin modes) - can switch between clock sources on-the-fly package - 28-pin qfn ordering part numbers - lead-free package: C8051F311-GM
small form factor copyright ? 2011 by silicon laboratories 1.10.2011 silicon laboratories and silicon labs are trademarks of silicon laboratories inc. other products or brandnames mentioned her ein are trademarks or registered tr ademarks of their respective holders c8051f311 25 mips, 16 kb flash, 10-bit adc, 28-pin mi xed-signal mcu selected electri cal specifications (t a = ?40 to +85 c, vdd = 2.7 v unless otherwise specified) parameter conditions min typ max units global characteristics supply voltage 2.7 3.6 v supply current clock = 25 mhz clock = 1 mhz clock = 32 khz; v dd monitor disabled 7 0.5 15 ma ma a supply current (shutdown) oscillator off; v dd monitor enabled oscillator off; v dd monitor disabled 10 <0.1 a a clock frequency range dc 25 mhz internal oscillator frequency 24.0 24.5 25.0 mhz a/d converter resolution 10 bits integral nonlinearity ? 1 lsb differential nonlinearity guaranteed monotonic ? 1 lsb signal-to-noise plus distortion 53 db throughput rate 200 ksps comparators mode0 response time (cp+) ? (cp-) = 100 mv 0.10 s mode0 supply current 7.6 a mode1 response time (cp+) ? (cp-) = 100 mv 0.18 s mode1 supply current 3.2 a mode2 response time (cp+) ? (cp-) = 100 mv 0.32 s mode2 supply current 1.3 a mode3 response time (cp+) ? (cp-) = 100 mv 1.0 s mode3 supply current 0.40 a package information 1 e d a2 a a1 e a3 e2 r e l bottom view side view 2 3 4 5 6 7 8 9 10 12 13 14 21 20 19 17 16 15 28 27 26 24 23 22 e2 25 2 d2 11 18 d2 2 6 x e 6 x e detail 1 detail 1 aa bb cc dd b mm 0.80 0.90 1.00 a min typ max 0 0.02 0.05 a1 0 0.65 1.00 a2 0.25 a3 0.18 0.23 0.30 b 5.00 d 2.90 3.15 3.35 d2 0.435 aa 0.435 bb 5.00 e 2.90 3.15 3.35 e2 0.5 e 0.18 cc 0.45 0.55 0.65 l 28 n 0.09 r 7 nd 7 ne 0.18 dd c8051f310dk development kit
|
